SR Design Verification Engineer

AMD
Santa Clara
Workplace: HybridFull timeFunction: Design (Product/UX/UI/Visual)Education: bachelorsSkills: ["SystemVerilog","UVM","Verilog","Verdi","DVE","Python","Tcl","Make"]

Design Verification Engineer at AMD responsible for leading verification of high‑performance ASIC designs via UVM environments, debug complex RTL/testbench issues, and driving verification closure across IP, subsystem, and SoC levels in a fast‑paced, collaborative setting.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
2 months ago

SR Design Verification Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 3 hours agoStatus: Live

Job Summary

Design Verification Engineer at AMD responsible for leading verification of high‑performance ASIC designs via UVM environments, debug complex RTL/testbench issues, and driving verification closure across IP, subsystem, and SoC levels in a fast‑paced, collaborative setting.
Location: Santa Clara
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

  • •Verification Architecture & Testbench Development: Develop robust UVM‑based testbench architectures for IP, subsystem, and SoC‑level verification.
  • •Execution, Debug & Closure: Own execution of verification plans, regression triage, and debug of architectural, functional, and performance issues.
  • •Tools & Methodology: Use industry‑standard simulation, debug, and analysis tools (VCS, Verdi/DVE, coverage tools).
  • •Cross‑Functional Collaboration: Collaborate with RTL design, architecture, validation, firmware, and emulation/HAPS teams to ensure high‑quality deliverables.
  • •Languages & Tools: Mentor and guide the team on SystemVerilog/UVM based workflows and automation practices.

Key Requirements

  • •Expert‑level knowledge of SystemVerilog and UVM.
  • •Strong hands‑on experience with SystemVerilog simulators (VCS preferred) and waveform debuggers (Verdi/DVE).
  • •Proven experience in verifying complex IP/subsystems with test plans, coverage, and constrained‑random methodologies.
  • •Strong debugging skills across architecture, RTL, and testbench layers.
  • •Experience with industry protocols such as PCIe, AXI, Ethernet, DDR, DMA engines, or similar data‑path components; scripting in Python, Tcl, or similar for automation.
Experience:SemiconductorASICVerificationIPSoC
Education:Bachelor's
Skills:SystemVerilogUVMVerilogVerdiDVEPythonTclMake
Languages:English
Tech Stack:SystemVerilogUVMVCSVerdiDVEPythonTclMakePCIeDDREthernetAXI

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn