ASIC Design Engineer Graduate (Video Silicon IP) - 2027 Start

ByteDance
San Jose
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Education: bachelorsSkills: ["Technical excellence","Collaboration","Problem-solving","Automation","Learning agility"]

Design and develop high-performance, low-power video processing ASIC IPs for advanced video encoding and compression. You’ll collaborate with architecture, algorithm, firmware, and hardware verification teams within the Video Silicon IP group, applying computer architecture and ASIC design skills to still image and video workloads. The graduate role focuses on building scalable FPGA/ASIC-based video codec hardware solutions and committing to a specified onboarding timeline.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
ByteDance
ByteDance
12 hours ago

ASIC Design Engineer Graduate (Video Silicon IP) - 2027 Start

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 12 hours agoStatus: Live

Job Summary

Design and develop high-performance, low-power video processing ASIC IPs for advanced video encoding and compression. You’ll collaborate with architecture, algorithm, firmware, and hardware verification teams within the Video Silicon IP group, applying computer architecture and ASIC design skills to still image and video workloads. The graduate role focuses on building scalable FPGA/ASIC-based video codec hardware solutions and committing to a specified onboarding timeline.
Location: San Jose
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Graduate level

Key Responsibilities

  • •Collaborate with architecture, algorithm, and verification teams to build high-performance and low-power video processing ASIC IPs.
  • •Apply computer architecture and ASIC design knowledge to create ASIC design for video encoding and processing.
  • •Work on ASIC design for compressing and processing still images and videos.
  • •Contribute to the Video Silicon IP effort supporting large-scale, high-performing video platforms and services.
  • •Partner across a multidisciplinary team spanning algorithm, architecture, software, firmware, and hardware verification.

Key Requirements

  • •Complete or have recently completed a Bachelor's degree in Computer Science, Electrical Engineering, or a related discipline.
  • •Knowledge of video codecs.
  • •Experience with RTL design (SystemVerilog) or high level synthesis (HLS).
  • •Experience with UVM methodology, SystemC, or DPI.
  • •Strong programming skills in Python for task automation.
Experience:Video codecsASIC design
Education:Bachelor's
Skills:Technical excellenceCollaborationProblem-solvingAutomationLearning agility
Tech Stack:FPGAASICRTLSystemVerilogHigh level Synthesis (HLS)UVMSystemCDPIPythonComputer architectureVideo codecsStill image processingVideo encodingVideo processing IP

Company Brief

ByteDance
Develops consumer internet and content platforms, including TikTok and other apps for short-form video, news, and entertainment. It also builds advertising, commerce, and creator tools that connect audiences, brands, and publishers across global markets.
Industry: Digital Media
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Established Company
Headquarters: Beijing, China
Founded: 2012
WebsiteLinkedIn