Silicon Verification Engineer

Develop and maintain UVM-based verification environments for DDR PHY IP, writing and executing directed and constrained-random tests with functional coverage. Debug simulation failures by analyzing waveforms and partnering with RTL designers to resolve issues. Create verification collateral such as testbenches, checkers, and scoreboards, and run regressions to ensure full design verification closure. Contribute automation scripts to improve regression and verification efficiency.