ASIC/SOC DFT Engineer (Silicon Engineering)

SpaceX
Austin
Workplace: OnsiteFull timeFunction: Hardware, Embedded & Systems EngineeringExperience: 1+ yearsEducation: bachelorsSkills: ["Motivated","Proactive","Intellectually curious","Team-player","Can-do attitude","Ability to work individually and collaboratively"]

Develop next-generation ASICs for SpaceX’s space and ground infrastructures that support Starlink connectivity. Own DFT readiness evaluation, integrate and verify DFT fabrics and IP, run scan insertion through synthesis, and use ATPG analysis to ensure scan chain coverage. Execute and debug gate-level simulations, create ATPG content for post-silicon testing, and collaborate with physical design, ATPG, and manufacturing teams to improve scan coverage.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
SpaceX
SpaceX
23 hours ago

ASIC/SOC DFT Engineer (Silicon Engineering)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

Develop next-generation ASICs for SpaceX’s space and ground infrastructures that support Starlink connectivity. Own DFT readiness evaluation, integrate and verify DFT fabrics and IP, run scan insertion through synthesis, and use ATPG analysis to ensure scan chain coverage. Execute and debug gate-level simulations, create ATPG content for post-silicon testing, and collaborate with physical design, ATPG, and manufacturing teams to improve scan coverage.
Location: Austin
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Entry level

Key Responsibilities

  • •Evaluate design readiness for scan insertion using RTL and physical design DRC tools.
  • •Integrate and verify DFT fabrics and IP within subsystems.
  • •Run and evaluate scan insertion through synthesis tools, refining scan insertion recipes for maximum coverage.
  • •Run and debug non-timing and SDF-annotated gate-level simulations.
  • •Collaborate with circuit physical design, ATPG, and manufacturing teams to facilitate high-quality scan coverage in silicon.

Key Requirements

  • •Bachelor’s degree in electrical engineering, computer engineering, or computer science.
  • •1+ years of professional experience working with ASICs.
  • •Experience with scan insertion or DFT setup.
  • •Ability to work extended hours and weekends as needed.
  • •Understanding and implementation of scan-related DFT/verification activities in an ASIC environment.
Experience:1+ years
Education:Bachelor's
Skills:MotivatedProactiveIntellectually curiousTeam-playerCan-do attitudeAbility to work individually and collaboratively
Languages:English
Tech Stack:ASICsDFTScan insertionRTLPhysical designDRCSynthesisATP GATPGAutomatic Test Pattern GenerationGate-level simulationSDFGate levelVerilogSystemVerilogUPFFormal verificationCsh/bashPerlPython

Eligibility

Nationality:US National

Company Brief

SpaceX
Designs, manufactures, and launches advanced rockets and spacecraft for commercial and government customers, aiming to reduce space transportation costs and enable human life on Mars through reusable launch vehicles and integrated space systems.
Industry: Aerospace Manufacturing
Company Size: Enterprise (1,001+ employees)
Growth: Established Company
Valuation: Hectocorn (USD 100B+)
Funding: Series E+
Headquarters: Hawthorne, United States
Founded: 2002
Glassdoor
Glassdoor: 4.2
WebsiteLinkedIn