Shift Yield Defect Metrology Engineer

Responsible for real-time shift monitoring of defect signals and SPC data, applying statistical methods and Python-based analytics to identify yield limiters, running defect analyses, and collaborating with global teams to drive corrective actions. You will report defect data, support hold-lot decisions, and mentor technicians to ensure operational excellence in a high-volume semiconductor manufacturing environment.