ASIC Design Engineer - Tel-Aviv Office

Micron Technology
Israel
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Experience: 4+ yearsEducation: bachelorsSkills: ["Collaboration","Cross-functional teamwork","Problem-solving","Attention to detail"]

Develop power-efficient RTL for digital and mixed-signal ASIC blocks from specification through implementation, with an emphasis on PPA trade-offs. Perform front-end quality checks (lint, CDC/RDC, UPF, synthesis, timing QoR), and complete gate-level power and timing evaluation to identify PPA bottlenecks. Partner with verification, synthesis, and physical design teams to achieve timing closure and support advanced flash memory product quality.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
1 week ago

ASIC Design Engineer - Tel-Aviv Office

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 11 hours agoStatus: Live

Job Summary

Develop power-efficient RTL for digital and mixed-signal ASIC blocks from specification through implementation, with an emphasis on PPA trade-offs. Perform front-end quality checks (lint, CDC/RDC, UPF, synthesis, timing QoR), and complete gate-level power and timing evaluation to identify PPA bottlenecks. Partner with verification, synthesis, and physical design teams to achieve timing closure and support advanced flash memory product quality.
Location: Israel
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Develop and implement RTL for digital and mixed-signal blocks using System Verilog.
  • •Perform front-end quality checks including lint, CDC/RDC, synthesis, UPF, and timing QoR.
  • •Design power- and area-efficient RTL to reduce switching activity, clock power, and leakage.
  • •Evaluate RTL and gate-level power and timing to identify and resolve PPA bottlenecks.
  • •Collaborate with verification, synthesis, and physical design teams to achieve timing closure and design targets.

Key Requirements

  • •Bachelor’s degree with 4+ years of pre-silicon RTL design experience or a Master’s degree in Electrical Engineering.
  • •Experience developing RTL for complex digital IP from specification through implementation handoff.
  • •Hands-on experience with ASIC low-power methodologies, including UPF-based power intent and CDC/RDC analysis.
  • •Strong understanding of ASIC front-end flows including RTL design, synthesis, and static timing analysis.
  • •Proficiency in Verilog/SystemVerilog and industry-standard simulation tools.
Experience:4+ yearsASICPre-siliconRTL designLow-power designFlash memory
Education:Bachelor's
Skills:CollaborationCross-functional teamworkProblem-solvingAttention to detail
Tech Stack:System VerilogVerilogRTLUPFCDCRDCLintSynthesisStatic timing analysisUPF-based power intentTiming QoRDesign CompilerPrimeTimeSimulation toolsFront-end quality checks

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn