Senior SOC Design Engineer - Networking Group

Lead hardware-aware SOC design activities for Networking chips, driving cross-functional collaboration to deliver high-performance DPUs and switch silicon. Own system-level methodologies, RTL, verification, timing, and physical design across multi-ASIC projects, with tape-out experience and strong HW/SW interface coordination.