Sr Datacenter GPU Lead Power Constrained Performance Architect

AMD
Austin
Workplace: OnsiteFull timeUSD 156,100 - 267,600 annuallyFunction: Hardware, Embedded & Systems EngineeringEducation: bachelorsSkills: ["Communication","Cross-functional collaboration","Mentorship","Influence without authority","Team leadership"]

Drive power-constrained performance for AMD Instinct AI/ML/HPC accelerators by owning Perf@Power attainment from pre-Si modeling through post-Si correlation to product launch. Lead cross-functional virtual teams across SoC architecture, system design, physical design, software, power management, and validation to set PPA targets, perform power/performance roll-ups, and communicate results to executive forums. Mentor engineers and advance power modeling and silicon debug methodologies.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
2 days ago

Sr Datacenter GPU Lead Power Constrained Performance Architect

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 1 hour agoStatus: Live

Job Summary

Drive power-constrained performance for AMD Instinct AI/ML/HPC accelerators by owning Perf@Power attainment from pre-Si modeling through post-Si correlation to product launch. Lead cross-functional virtual teams across SoC architecture, system design, physical design, software, power management, and validation to set PPA targets, perform power/performance roll-ups, and communicate results to executive forums. Mentor engineers and advance power modeling and silicon debug methodologies.
Location: Austin
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Own power-constrained performance modeling, projections, target setting, and attainment tracking from concept-exit to product launch for AMD Instinct AI/ML/HPC accelerators.
  • •Define product configurations, capabilities, and power & performance targets with business unit and product architecture.
  • •Cross-functionally lead power & performance attainment across SOC architecture, system design, IP design, circuit design, foundry, CAD, physical design, software, power management, and post-Si validation.
  • •Roll up power/performance readouts, present in executive forums, and drive power efficiency improvement initiatives.
  • •Mentor junior engineers and develop methodologies for power modeling, silicon debug, and post-Si calibration domains.

Pay and Benefits

Salary: USD 156,100 - 267,600 annually

Key Requirements

  • •Background in computer architecture and processor/accelerator development.
  • •Experience with power/performance projections, modeling, and optimization at the SoC or system level.
  • •Familiarity with digital logic physical design and power management techniques such as clock gating, power gating, V-F curves, p-states, on-die voltage regulation, and clock integrity.
  • •Familiarity with post-silicon power/performance debug and model correlation.
  • •Fluency communicating with engineering teams, business leads, and executive management.
Education:Bachelor's in Computer Science, Computer Engineering, Electrical Engineering, or related
Skills:CommunicationCross-functional collaborationMentorshipInfluence without authorityTeam leadership
Languages:English
Tech Stack:Power-constrained performancePerf@PowerInstinct acceleratorsAI/ML/HPC GPUsPre-Si modelingPost-Si correlationWorkload analysisSoC developmentPower/Performance roll-upsCdynLeakageSTAArea trade-offsSilicon power/performance debugPost-Si calibrationWork-load power analysisDigital logic physical designPower managementClock gatingPower gating

Eligibility

Work Authorization:Authorization required. Sponsorship not provided.

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn