VP of Platform

Neurophos
Austin, Sunnyvale
Workplace: OnsiteFull timeUSD 335,000 - 400,000 annuallyFunction: Hardware, Embedded & Systems EngineeringExperience: 15+ yearsEducation: bachelorsSkills: ["Line management","Team leadership","System reliability focus","Program ownership","Cross-functional collaboration"]

Own the development of inference servers and rack systems, leading electrical, mechanical, and systems engineering from boards and interconnect through power and high-speed channel budgets, system bring-up, and qualification. Build and lead the Systems team, drive EVT/DVT/PVT phase-gate sign-offs, and ensure reliability via top-down RAS flowdowns. Work on AI infrastructure using silicon photonics and programmable metasurfaces.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Neurophos
Neurophos
2 months ago

VP of Platform

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 9 hours agoStatus: Live

Job Summary

Own the development of inference servers and rack systems, leading electrical, mechanical, and systems engineering from boards and interconnect through power and high-speed channel budgets, system bring-up, and qualification. Build and lead the Systems team, drive EVT/DVT/PVT phase-gate sign-offs, and ensure reliability via top-down RAS flowdowns. Work on AI infrastructure using silicon photonics and programmable metasurfaces.
Location: Austin, Sunnyvale
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Sr. Director level

Key Responsibilities

  • •Own development of inference servers and rack systems, including boards/interconnect through end-to-end power and high-speed-channel budgets.
  • •Lead integration and bring-up with hardware/firmware/software system bring-up and board/system validation.
  • •Own electrical closure: rack DC inlet to point-of-load power architecture and high-speed channel budgets.
  • •Build and lead the Systems team, owning schedule and budget.
  • •Drive system reliability via top-down RAS budgets and flowdown, and manage EVT/DVT/PVT phase gates sign-off.

Pay and Benefits

Salary: USD 335,000 - 400,000 annually
Perks:Health InsuranceDentalVision401kEquityPaid LeaveHsaLife InsuranceAccident Insurance

Key Requirements

  • •15+ years hardware development with a BS/MS in EE/ME or equivalent experience.
  • •Shipped server/rack products at volume with design ownership through an ODM/OEM/CM or hyperscaler/DGX-class program.
  • •Board and system electrical depth: layout direction, on-board power, SI/PI, and validation across PCIe Gen6/7, Ethernet/OSFP.
  • •End-to-end channel and power closure with owned link budgets and system-level power architecture (beyond board-level SI/PI).
  • •Extensive direct line management experience, running a hardware engineering organization from near-scratch to scale.
Experience:15+ yearsAI hardwareData centersInference systemsServer/rack products
Education:Bachelor's in EE/ME
Skills:Line managementTeam leadershipSystem reliability focusProgram ownershipCross-functional collaboration
Tech Stack:Silicon photonicsProgrammable metasurfaceMatrix multiplicationsPCIe Gen6PCIe Gen7EthernetOSFP800G+ EthernetRDMARoCEEthernet leaf-spineOCPOAM/UBBORv3

Company Brief

Neurophos
Develops metamaterial-based photonic optical processing units (OPUs) to deliver high-performance, energy-efficient AI inference chips for datacenters, aiming to scale photonic compute to exaflop levels.
Industry: Deep Tech
Company Size: Small (11 to 50 employees)
Growth: Growth Stage Startup
Funding: Series A
Headquarters: Austin, United States
Founded: 2020
WebsiteLinkedIn