Lead STA Engineer

Lead static timing analysis (STA) and synthesis optimization for advanced connectivity SoCs within Texas Instruments’ Connectivity engineering team. Own timing closure from RTL through layout handoff, ensuring wireless designs meet performance, power, and area requirements. Drive constraint development across functional and DFT modes (SDC), coordinate timing closure with physical design flow, and build reusable STA/synthesis methodologies, scripts, and automated regression flows.